# Characterizing LS-DYNA performance on SGI® Systems using SGI MPInside MPI profiling tool

Tony DeVarco<sup>1</sup>, Olivier Schreiber<sup>1</sup>, Aaron Altman<sup>1</sup>, Scott Shaw<sup>1</sup>

1SGI

#### **Abstract**

SGI delivers a unified compute, storage and remote visualization solution to manufacturing customers reducing overall system management requirements and costs. LS-DYNA integrates several solvers into a single code base. In this paper, the explicit solver is hereby studied for better matching with the multiple computer architectures available from SGI, namely, multi-node Distributed Memory Processor clusters and Shared Memory Processor servers, both of which are capable of running in Shared Memory Parallelism (SMP), Distributed Memory Parallelism (DMP) and their combination (Hybrid) mode. The MPI analysis tool used is SGI MPInside. SGI MPInside features customary communication profiling. It also features "on the fly" modeling to predict potential performance benefits of the different upgrades available from the latest Intel® Xeon® CPU, interconnect and its middleware, MPI library, and the underlying LS-DYNA source code. We will also describe how the profile-guided mpiplace component is used to minimize inter rank transfer times. Also outlined in the paper will be the SGI hardware and software components for running LS-pre/post via SGI® VizServer® with NICE Software and how, CAE engineers can now allow multiple remote users to create, collaborate, test, optimize, and verify new complex LS-DYNA simulations without moving their data.

## 1.0 About SGI Systems

SGI systems used to perform the benchmarks outlined in this paper include the SGI® Rackable® standard depth cluster; SGI® ICE™ X integrated blade cluster and the SGI® UV™ 2000 shared memory system. They are the same servers used to solve some of the world's most difficult computing challenges. Each of these server platforms supports LSTC LS-DYNA with its Shared Memory Parallel (SMP) and Distributed Memory Parallel (DMP) modes [1].

## 1.1 SGI® Rackable® Standard-Depth Cluster

SGI Rackable standard-depth, rackmount C2112-4GP3 2U enclosure support four nodes and up to 4TB of memory in 64 slots (16 slots per server). It also supports up to 144 cores per 2U with support of FDR InfiniBand, fourteen-core Intel® Xeon® processor E5-2600 v3 series and 2133 MHz DDR4 memory running SUSE® Linux® Enterprise Server or Red Hat ® Enterprise Linux Server for a reduced TCO (Figure 1).

SGI Rackable C2112-4GP3 configuration used in this paper:

- Intel® Xeon® 14-core 2.6 GHz E5-2697 v3
- Mellanox® Technologies ConnectX® Industry standard Infiniband FDR
- 128GB RAM/node Memory Speed 2133MHz
- Altair® PBS Professional Batch Scheduler v11
- SLES or RHEL, SGI Performance Suite with Accelerate™
- Scratch file system was RAM (/dev/shm)



Fig.1: Overhead View of SGI Rackable Server with the Top Cover Removed

## 1.2 SGI<sup>®</sup> ICE<sup>™</sup> X System

SGI® ICE™ X is one of the world's fastest commercial distributed memory supercomputer. This performance leadership is proven in the lab and at customer sites including the largest and fastest pure compute InfiniBand cluster in the world. The system can be configured with compute nodes comprising Intel® Xeon® processor E5-2600 v3 series exclusively or with compute nodes comprising both Intel® Xeon® processors and Intel® Xeon Phi™ coprocessors or Nvidia® compute GPU's. Running on SUSS® Linux® Enterprise Server and Red Hat® Enterprise Linux, SGI ICE X can deliver over 172 teraflops per rack and scale from 36 to tens of thousands of nodes.

SGI ICE X is designed to minimize system overhead and communication bottlenecks, and offers, for example the highest performance and scalability above 2000 cores for LS-DYNA topcrunch.org benchmarks with top-most positions six years running.SGI ICE X can be architected in a variety of topologies with choice of switch and single or dual plane FDR Infiniband interconnect. The integrated bladed design offers rack-level redundant power and cooling via air, warm or cold water and is also available with storage and visualization options (Figure 2).

SGI ICE X configuration used in this paper:

- 576 sockets (13,823 cores)
- Intel® Xeon® 12 core 2.5GHz E5-2680v3
- Mellanox® Technologies ConnectX® Industry standard Infiniband FDR integrated interconnect Hypercube
- 128GB of RAM/core Memory Speed 2133MHz
- Altair® PBS Professional Batch Scheduler with CPUSET MOM v11
- SLES or RHEL, SGI Performance Suite with Accelerate™



Fig.2: SGI ICE X Cluster with Blade Enclosure

## 1.3 SGI<sup>®</sup> UV<sup>™</sup> 2000

SGI UV 2000 server comprises up to 256 sockets (2,048 cores), with architectural support for 32,768 sockets (262,144 cores). Support for 64TB of global shared memory in a single system image enables efficiency of SGI UV for applications ranging from in-memory databases, to diverse sets of data and compute-intensive HPC applications all the while programming via the familiar Linux OS [2], without the need for rewriting software to include complex communication algorithms. TCO is lower due to one-system administration needs. Workflow and overall time to solution is accelerated by running Pre/Post-Processing, solvers and visualization on one system without having to move data (Figure 3).

Job memory is allocated independently from cores allocation for maximum multi-user, heterogeneous workload environment flexibility. Whereas on a cluster, problems have to be decomposed and require many nodes to be available, the SGI UV can run a large memory problem on any number of cores and application license availability with less concern of the job getting killed for lack of memory resources compared to a cluster.




Fig.3: SGI UV CAE workflow running LSTC applications

#### 1.4 SGI Performance tools

SGI® Performance Suite (Figure 4) takes Linux performance software to the next level. While hardware and processor technology continue to scale, managing software performance has become increasingly complex. SGI continues to extend technical computing performance for large scale servers and clusters. SGI Performance Suite incorporates the most powerful features and functionality from SGI® ProPack™ 7, combined with several new tools and enhancements, and new, more flexible product packaging which allows you to purchase only the component or components that you need. For detailed information: http://www.sgi.com/products/software/




Fig.4: SGI Performance Suite Components

#### 1.5 SGI System Management tools

SGI Management Center (Figure 5) provides a powerful yet flexible interface through which to initiate management actions and monitor essential system metrics for all SGI systems. It reduces the time and resources spent administering systems by improving software maintenance procedures and automating repetitive tasks ultimately lowering total cost of ownership, increasing productivity, and providing a better return on the customer's technology investment. SGI Management Center is available in multiple editions which tailor features and capabilities to the needs of different administrators, and makes available optional features that further extend system management capabilities. For detailed information: <a href="http://www.sgi.com/products/software/smc.html">http://www.sgi.com/products/software/smc.html</a>



Fig.5: SGI Management Center Web Interface

## 1.6 Resource and Workload Scheduling

Resource and workload scheduling allows one to manage large, complex applications, dynamic and unpredictable workloads, and optimize limited computing resources. SGI offers several solutions that customers can choose from to best meet their needs.

**Altair Engineering PBS Professional®** is SGI's preferred workload management tool for technical computing scaling across SGI's clusters and servers. PBS Professional is sold by SGI and supported by both Altair Engineering and SGI. Features:

- Policy-driven workload management which improves productivity, meets service levels, and minimizes hardware and software costs
- Integrated operation with SGI Management Center for features such as workload-driven, automated dynamic provisioning

#### 1.7 SGI® VizServer® with NICE DCV

SGI® VizServer® with NICE DCV gives technical users remote 3D modeling tools through a web-based portal, allowing for GPU and resource sharing and secure data storage. (Figure 6)




Fig.6: SGI VizServer workflow

SGI® VizServer® with NICE DCV installed on a company's servers can provide LS-PrePost remote visualization capabilities through a software-as-a-service (SaaS) built in the company's private network. The LS-PrePost software is accessed through an easy-to-use web interface, resulting in simplicity for the end user. This solution provides intuitive help and guidance to ensure that less-experienced users can maximize productivity without being hindered by complex IT processes. SGI® VizServer® with NICE DCV Components:

- Engineer-friendly self-service portal: The self-service portal enables engineers to access
  the LS-PrePost application and data in a web browser-based setting. It also provides security,
  monitoring, and management to ensure that users cannot leak company data and that IT
  managers can track usage. Engineers access the LS-PrePost application and data directly
  from their web browsers, with no need for a separate software installation on their local client.
- Resource control and abstraction layer: The resource control and abstraction layer lies underneath the portal, not visible to end users. It handles job scheduling, remote visualization, resource provisioning, interactive workloads, and distributed data management without detracting from the user experience. This layer translates the user request from the browser and facilitates the delivery of resources needed to complete the visualization or HPC tasks. This layer has a scalable architecture to work on a single cluster or server, as well as a multi-site WAN implementation.
- Computational and storage resources: The SGI® VizServer® with NICE DCV software takes advantage of the company's existing or newly purchased SGI industry-standard resources, such as servers, HPC schedulers, memory, graphical processing units (GPUs), and visualization servers, as well as the required storage to host application binaries, models and intermediate results. These are all accessed through the web-based portal via the resource control and abstraction layer and are provisioned according to the end user's needs by the middle layer.

The NICE DCV and EnginFrame software is built on common technology standards. The software adapts to network infrastructures so that an enterprise can create its own secure engineering cloud without major network upgrades. The software also secures data, removing the need to transfer it and stage it on the workstation, since both technical applications and data stay in the private cloud or data center. These solutions feature the best characteristics of cloud computing—simple, self-service, dynamic, and scalable, while still being powerful enough to provide 3D visualization as well as HPC capabilities to end users, regardless of their location.2.0 LS-DYNA

#### 2.1 Versionsused

LS-DYNA/MPP Is971 R3.2.1 or later. At R4.2.1, coordinate arrays were coded to double precision for the simulation of finer time-wise phenomena thus incurring a decrease in performance of 25% (neon) to 35% (car2car).

Compilers: Fortran: Intel Fortran Compiler 11.1 for EM64T-based applicationsMPI: P-MPI, Intel MPI, Open MPI, SGI MPI

#### 2.2 Parallel Processing capabilities of LS-DYNA

#### 2.2.1 Underlying hardware and Software Notions

It is important to distinguish hardware components of a system and the actual computations being performed using them. On the hardware side, one can identify:

- 1. Cores, the Central Processing Units (CPU) capable of arithmetic operations.
- 2. Processors, the four, six, eight, ten or twelve core socket-mounted devices.
- 3. Nodes, the hosts associated with one network interface and address.

4

With current technology, nodes are implemented on boards in a chassis or blade rack-mounted enclosure. The board may comprise two sockets or more.

From the software side, one can identify:

- 1. Processes: execution streams having their own address space.
- 2. Threads: execution streams sharing address space with other threads.

Therefore, it is important to note that processes and threads created to compute a solution on a system will be deployed in different ways on the underlying nodes through the processors and cores' hardware hierarchy.

Note: Software processes or threads don't necessarily map one to one to hardware cores, and can also under or over-subscribe them.

# 2.1.2 Parallelism Background

Parallelism in scientific/technical computing exists in two paradigms implemented separately but sometimes combined in 'hybrid' codes: Shared Memory Parallelism (SMP) appeared in the 1980's with the strip mining of 'DO loops' and subroutine spawning via memory-sharing threads. In this paradigm, parallel efficiency is affected by the relative importance of arithmetic operations versus data access referred to as 'DO loop granularity.' In the late 1990's, Distributed Memory Parallelism (DMP) Processing was introduced and proved very suitable for performance gains because of its coarser grain parallelism design. It consolidated on the MPI Application Programming Interface. In the meantime, Shared Memory Parallelism saw adjunction of mathematical libraries already parallelized using efficient implementation through OpenMP™ (Open Multi-Processing) and Pthreads standard API's.

Both SMP and DMP programs are run on the two commonly available hardware system levels:

- Shared Memory systems or single nodes with multiple cores sharing a single memory address space.
- Distributed Memory systems, otherwise known as clusters, comprised of nodes with separate local memory address spaces.

Note: While SMP programs cannot execute across clusters because they cannot handle communication between their separate nodes with their respective memory spaces, inversely, DMP programs can be used perfectly well on a Shared Memory system. Since DMP has coarser granularity than SMP, it is therefore preferable, on a Shared Memory system, to run DMP rather than SMP despite what the names may imply at first glance. SMP and DMP processing may be available combined together, in 'hybrid mode'.

## 2.1.3 Distributed Memory Parallel implementations

Distributed Memory Parallel is implemented through the problem at hand with domain decomposition. Depending on the physics involved in their respective industry, the domains could be geometry, finite elements, matrix, frequency, load cases or right hand side of an implicit method. Parallel inefficiency from communication costs is affected by the boundaries created by the partitioning. Load balancing is also important so that all MPI processes perform the same number of computations during the solution and therefore finish at the same time. Deployment of the MPI processes across the computing resources can be adapted to each architecture with 'rank' or 'round-robin' allocation.

# 2.1.4 Parallelism Metrics

Amdahl's Law, 'Speedup yielded by increasing the number of parallel processes of a program is bounded by the inverse of its sequential fraction' is also expressed by the following formula (where P is the program portion that can be made parallel, 1-P is its serial complement and N is the number of processes applied to the computation):

Amdahl Speedup=1/[(1-P)+P/N]

A derived metric is: Efficiency=Amdahl Speedup/N

A trend can already be deduced by the empirical fact that the parallelizable fraction of an application is depends more on CPU speed, and the serial part, comprising overhead tasks depends more on RAM speed or I/O bandwidth. Therefore, a higher CPU speed system will have a larger 1-P serial part and a smaller P parallel part causing the Amdahl Speedup to decrease. This can lead to a misleading

#### 10th European LS-DYNA Conference 2015, Würzburg, Germany

assessment of different hardware configurations as shown by this example where, say System B has faster CPU speed than system A:

N	System a elapsed seconds	System B elapsed seconds
1	1000	810
10	100	90
Speedup	10	9

System A and System B could show parallel speedups of 10 and 9, respectively, even though System B has faster raw performance across the board. Normalizing speedups with the slowest system serial time remedies this problem:

Speedup	10	11.11

A computational process can exhibit:

- Strong scalability: Decreasing execution time on a particular dataset when increasing processes count.
- Weak scalability. Keeping execution time constant on ever larger datasets when increasing processes count.

It may be preferable, in the end, to use a throughput metric, especially if several jobs are running simultaneously on a system:

Number of jobs/hour/system = 3600/(Job elapsed time)

The system could be a chassis, rack, blade, or any hardware provisioned as a whole unit.

#### 2.3 Parallel execution Control

#### 2.3.1 Submittal Procedure

Submittal procedure must ensure:

- 1. Placement of processes and threads across nodes and also sockets within nodes
- 2. Control of process memory allocation to stay within node capacity
- 3. Use of adequate scratch files across nodes or network

Batch schedulers/resource managers dispatch jobs from a front-end login node to be executed on one or more compute nodes so the following is a possible synoptic of a job submission script:

- Change directory to the local scratch directory on the first compute node allocated by the batch scheduler.
- 2. Copy all input files over to this directory.
- 3. Create parallel local scratch directories on the other compute nodes allocated by the batch scheduler.
- 4. Launch application on the first compute node. The executable may itself carry out propagation and collection of various files between launch node and the others at start, and end of the main analysis execution. The launch script may also asynchronously sweep output files like d3plot\* files to free up scratch directory.

# 2.3.2 Run Command with MPI tasks and OpenMP thread allocation across nodes and cores

For LS-DYNA, the deployment of processes, threads and associated memory is achieved with the following keywords in execution command [1]:

- -np: Total number of MPI processes used in a Distributed Memory Parallel job.
- ncpu=: number of SMP OpenMP threads

• memory, memory2: Size in words of allocated RAM for MPI processes. (A word is 4 or 8 bytes long for single or double precision executables, respectively.)

#### 2.4 Tuning

# 2.4.1 Input/Output and Memory

To achieve the best runtime in a batch environment, disk access to input and output files should be placed on the high performance filesystem closest to the compute node. The high performance filesystem could be an in-memory filesystem (/dev/shm), a Direct (DAS) or Network (NAS) Attached Storage filesystem. In diskless computing environments, in-memory filesystem or Network Attached Storage are the only options. In cluster computing environments with a Network Attached Filesystem (NAS), isolating application MPI communications and NFS traffic will provide the best NFS I/O throughput for scratch files. The filesystem nomenclature is illustrated in Figure 7.




Fig.7: Example filesystems for Scratch Space

Having more memory per core will increase performance since it can be allocated for the analysis as well as the Linux kernel buffer cache to improve I/O efficiency. SGI's Flexible File I/O (FFIO) is a link-less library (which means it does not need to be linked to the application) bundled with SGI Accelerate. It implements user defined I/O buffer caches to avoid the operating system ones from thrashing when running multiple I/O intensive jobs or processes. This can be effective in Shared Memory Parallel systems or cluster computing environments using DAS or NAS storage subsystems. FFIO isolates user page caches so jobs or processes do not contend for Linux Kernel page cache. Hence, FFIO minimizes the number of system calls and I/O operations as echoed back by the eie\_close sync and async values reflecting synchronous calls to disk—which should be as close to 0 as possible—to and from the storage subsystem and improves performance for large and I/O intensive jobs. (Ref [1], Chapter 7 Flexible File I/O).

# 2.4.2 Using only a subset of available cores on dense processors

Two ways of looking at computing systems are either through nodes which are their procurement cost sizing blocks or through cores which are their throughput sizing factors. When choosing node metrics, because processors have different prices, clock rates, core counts and memory bandwidth, optimizing for turnaround time or throughput will depend on running on all or a subset of cores available. Since licensing charges are assessed by the number of threads or processes being run as opposed to the actual number of physical cores present on the system, there is no licensing cost downside in not using all cores available so this may provide performance enhancement possibilities. The deployment of threads or processes across partially used nodes should be done carefully with consideration to the existence of shared resources among cores.

## 2.4.3 Hyper-threading

Intel<sup>®</sup> Hyper-threading (HT) is a feature of the Intel<sup>®</sup> Xeon<sup>®</sup> processor which can increase performance for multi-threaded or multi-process applications. It allows a user to run twice the number of OpenMP threads or MPI processes than available physical cores per node (over-subscription).

Beyond 2 nodes, with LS-DYNA, Hyper-threading gains are negated by added communication costs between the doubled numbers of MPI processes.

#### 2.4.4 Intel® Turbo Boost

Intel® Turbo Boost is a feature of the Intel® Xeon® processor, for increasing performance by raising the core operating frequency within controlled limits constrained by thermal envelope. The mode of activation is a function of how many cores are active at a given moment when MPI processes, OpenMP or Pthreads are running. At best, Turbo Boost improves performance for low numbers of cores used, up to the ratio of the maximum frequency over baseline value. As more cores are used, Turbo Boost cannot increase the frequencies on all of them as it can on fewer active ones. For example, for a base frequency of 3.0GHz, when 1-2 cores are active, core frequencies might be throttled up to 3.3GHz, but with 3-4 cores active, frequencies may be throttled up only to 3.2 GHz. For computational tasks, utilizing Turbo Boost often results in improved runtimes so it is best to leave it enabled, although the overall benefit may be mitigated by the presence of other performance bottlenecks outside of the arithmetic processing.

#### 2.4.5 SGI Performance Suite MPI and SGI PerfBoost

The ability to bind an MPI rank to a processor core is key to control performance on the multiple node/socket/core environments available. From [3], '3.1.2 Computation cost-effects of CPU affinity and core placement [...]HP-MPI currently provides CPU-affinity and core-placement capabilities to bind an MPI rank to a core in the processor from which the MPI rank is issued. Children threads, including SMP threads, can also be bound to a core in the same processor, but not to a different processor; additionally, core placement for SMP threads is by system default and cannot be explicitly controlled by users.[...]'.

In contrast, SGI MPI, through its 'omplace' option enforces accurate placement of Hybrid MPI processes, OpenMP threads and Pthreads within each node. SGI MPI's bundled PerfBoost facility linklessly translates P-MPI, IntelMPI, OpenMPI calls on the fly to SGI MPI calls.

# 2.4.6 SGI Accelerate LibFFiO

LS-DYNA/MPP/Explicit is not I/O intensive and placement can be handled by SGI MPI, therefore, libFFIO is not necessary. However, LS-DYNA/MPP/Implict does involve I/O so libFFIO can compensate for bandwidth contention on NAS or slow drive systems.

# 3.0 Benchmarks description

The benchmarks used are the three TopCrunch (http:www.topcrunch.org) dataset--created by National Crash Analysis Center (NCAC) at George Washington University. The TopCrunch project was initiated to track aggregate performance trends of high performance computer systems and engineering software. Instead of using a synthetic benchmark, an actual engineering software application, LS-DYNA/Explicit, is used with real data. Since 2008, SGI has held top performing positions on the three datasets. The metric is: Minimum Elapsed Time and the rule is that all cores for each processor must be utilized.

LS-DYNA/Implicit [4], [5] has been covered in [7][8][9][10].

#### 3.1 Neon Refined Revised

Vehicle based on 1996 Plymouth Neon crashing with an initial speed 31.5 miles/hour, (Figure 8). The model comprises 535k elements, 532,077 shell elements, 73 beam elements, 2,920 solid elements, 2 contact interfaces, 324 materials. The simulation time is 30 ms (29,977 cycles) and writes 68,493,312 Bytes d3plot and 50,933,760 Bytes d3plot [01-08] files at 8 time steps from start to end point (114MB).




Fig.8: Neon Refined Revised

#### 3.2 Three Vehicle collision

Van crashing into the rear of a compact car, which, in turn, crashes into a midsize car (Figure 9) with a total model size of 794,780 elements, 785,022 shell elements, 116 beam elements, 9,642 solid elements, 6 contact interfaces, 1,052 materials, and a simulation time of 150 ms (149,881 cycles), writing 65,853,440 Bytes d3plot and 33,341,440 Bytes d3plot[01-19] files at 20 time steps from start to end point (667MB). The 3cars model is difficult to scale well: most of the contact work is in two specific areas of the model, and so is hard to evenly spread that work out across a large number of processes. Particularly as the "active" part of the contact (which part is crushing the most) changes with time, so the computational load of each process will change with time.



Fig.9: Three Vehicle Collision

# 4.3 car2car

Angled 2 vehicle collision (Figure 10). The vehicle models are based on NCAC minivan model with 2.5 million elements. The simulation writes 201,854,976 Bytes d3plot and 101,996,544 Bytes d3plot[01-25] files at 26 time steps from start to end point (2624MB).




Fig.10:Car2car

#### 5.0 MPInside

## 5.1) MPInside introduction

MPInside is available with SGI MPI – High Performance MPI Environment along with mpiplace as an MPI profiling tool [11]. It can provide information to help MPI application developers optimize their application by finding out for example where MPI Send/Receive pairs are not executed synchronously.

## 5.2) MPInside terminology

MPI communication consists of non-necessarily synchronized Sends and Receives. Send Late Time' (SLT) is defined as the delay between one process's MPI\_Recv call and the process' MPI\_Send call where the message is supposed to come from. The time it takes for data to actually be transferred is called Transfer Time (Tt). The sum of SLT and Tt is defined as Function time (FT). 'Receive Late Time' is defined as the delay between an MPI\_send blocked call and its remote receiver process' MPI\_Recv eventual call.

The Function Waiting time FWT: In the above example this time is equal to the FT time because MPI\_Recv is a blocking function but in case of a non-blocking function such as MPI\_Irecv FWT would be the time of the MPI\_Wait function that "finished" the request (in the MPI sense) corresponding to this function.

Non-blocking receives (MPI\_Irecv, MPI\_Recv\_init) allow the application to overlap communication and computation. It's usually assumed that the communication time is transfer time, but in fact MPI\_Irecv allow the application to do useful computation during send-late time as well. It is possible that this send-late time is still going by the time the application attempts to complete the non-blocking receive with MPI\_Wait, MPI\_Test or similar. In this case, the send-late time overlapped with computation is not counted. Only send-late time that's visible to the application as time spent blocked or delayed completing the request in a Wait or Test is counted

#### 5.3) MPInside usage

## 5.3.1)MPInside command

MPInside command doesn't require any change in the application or any re-link and only needs to be inserted as an argument of the mpirun command prepended to the target application executable.

# 5.3.2 )MPInside ouput

At end of run five tables with one entry per rank over multiple columns of MPI functions labeled in abbreviated form are output to ASCII files:

#### 5.3.2.1) Timing table

>>>> (	Communi	ication	time	totals	(s)	0	1<<<<
--------	---------	---------	------	--------	-----	---	-------

CPU	Compute	MPI_Init	w_MPI	_Recv Recv	w_MPI	_Waitall Waitall
0	868.484133	0.000232	0	322.801183	0	0
1	654.365446	0.000213	0	326.385665	0	0.348279
2	645.987836	0.000189	0	337.04429	0	0.270488
3	634.765585	0.000189	0	339.249457	0	0
4	648.41097	0.000214	0	333.377204	0	0
5	657.331095	0.000185	0	322.48984	0	0

# 5.3.2.2) Bytes sent table:

>>>> Bytes sent <<<<									
CPU	Comp	ute	MPI_	Init	w_M	PI_Recv	Recv	w_MPI_Waitall Waitall	
0		0	0	0	0	0			
1		0	0	0	0	0			
2		0	0	0	0	0			
3		0	0	0	0	0			
4		0	0	0	0	0			

#### 5.3.2.3) Number of "send" calls table:

>>>> Calls sending data <<<<

CPU	Comp	ute	MPI_	_Init	w_M	IPI_Recv	Recv	w_MPI_Waitall Waitall
0		1	0	0	0	0		
1		1	0	0	0	239981		
2		1	0	0	0	239981		
3		1	0	0	0	0		
4		1	0	0	0	0		

#### 5.3.2.4) Bytes received table:

	, ,									
>>>> E	>>>> Bytes received <<<<									
CPU	Comp	ute	MPI_Ir	nit w_MPI	_Recv	Recv	w_MPI_Waitall Waitall			
0		0	0	28953401700	0	0				
1		0	0	28939575772	0	0				
2		0	0	20038927680	0	0				
3		0	0	19903973196	0	0				
4		0	0	13668688376	0	0				

# 5.3.2.5) Number of "recv" calls table:

>>>> (	Calls red	eiving	g data <<<	<<				
CPU	Comp	ute	MPI_I	nit w_M	PI_Recv	Recv	w_MPI_Waitall	Waitall
0		0	0	14208346	0	0		
1		0	0	13966079	0	239981		
2		0	0	14222841	0	239981		
3		0	0	17384042	0	239981		
4		0	0	15638825	0	239981		

# 5.3.2.6) Other ouputs

Function calls and their timing in histogram format in terms of message sizes for the following quantities:

# 5.3.2.6.1) Number of requests distribution:

>>> Rank 0 Sizes distribution <<<							
Sizes	Recv	Send	Isend	Irecv			
65536	0	106	0	485584	69		
32768	0	38	0	0			
16384	0	22	4356	0			
[]							
128	489344	119994	7	248494	1199934	4	
64	120880	5	167990	5	245879	719961	
32	487218	720068	2531	239989			
0	361683	3	3927	363652	1	0	

## 5.3.2.6.2) Times distribution:

>>> Rank 0 Size distribution times<<<								
Sizes	Recv	Send	Isend	Irecv				
65536	0	0.357941	0	30.856745				
32768	0	0.001294	0	0				
16384	0	0.000713	0.002428	0				
8192	16.060919	1.945468	0.005868	0				

# 5.3.2.7) Transfer matrices

One row and one column are also produced per rank for these three quantities:

- TIME(i,j): the aggregate time rank "i" spent receiving data from rank "j";
- SIZE(i,j): the amount of data transferred from "i" to "j";
- REQUEST(i,j): the number of calls involved in these transfers.

## 5.4) Information handled by MPInside

## 5.4.1) General

MPInside reports the number of bytes physically transferred, not the size specified on the receive side.

For collective operations such as MPI\_Bcast or MPI\_Alltoall, transfers are assigned as a send for the root of the broadcast and as a receive for the other ranks participating in the operation. Sizes reported are computed as buffer size multiplied by number of ranks participating in function.

"Compute" time as measured by MPInside is the time that a given rank spent that wasn't attributable to a profiled MPI call including I/O time or separately if MPINSIDE\_SHOW\_READ\_WRITE is set. In that case, number of characters and number of direct calls to libc I/O functions read(), write, open, and fread or to MPI\_File\_xxx MPI I/O functions such as MPI\_File\_read\_at() are reported in the same tables.

Non-communication-related times like I/O or system wait can also be captured by integrating with open source perf and oprofile or proprietary VTune profiling tools to drill further down into compute time.

As mentioned earlier, a rank can be blocked on an MPI call waiting for some other rank to catch up. This is the case for collective operations such as MPI\_Allreduce, where a fraction of the time in these MPI collective functions is spent waiting for the last rank to reach the rendezvous point. To evaluate the cost of these timing misalignments, a call to MPI\_Barrier is inserted before each MPI collective to synchronize all ranks, and record its elapsed time thereby measuring the collective operation wait time only. The time shown in the subsequent MPI collective is about the physical transfer of data and its processing. This reporting is activated by setting MPINSIDE\_EVAL\_COLLECTIVE\_WAIT. In the data tables and histograms, the column "b\_xxx" will give the MPI\_barrier time of the corresponding "xxx" MPI collective function and "xxx" column will show the remainder time.

For non-collective operations, setting MPINSIDE\_EVAL\_SLT directs MPInside to measure the time for all send calls that are late (SLT) with respect to Recv-Wait events. Such time will be labeled w\_xxx in the tables where xxx could be MPI\_Wait or MPI\_Recv. It cannot be MPI\_Irecv, because the Send late time, if any, will be, for this last function, accounted in an MPI Wait-like function.

If neither profiling modes are enabled, (basic mode), times are shown as being spent by their respective MPI call.

If collective wait and SLT modes are enabled, time spent in MPI calls is subdivided into Transfer Time (Tt), and wait time. The latter is due to computational load imbalance or OS-related disturbance.

For MPI\_Send or MPI\_Isend/MPI\_Wait couplets, receive-late time accounts for "late" receivers. With sufficient buffers, their impact can be minimized.

On the other hand, for MPI\_Recv or MPI\_Irecv/MPI\_Wait couplets wait time is nonzero when matching sender is late (Send Late Time, SLT). This wait time cannot be avoided with any kind of buffering and hence is more important to monitor.

To summarize, all times in w\_MPI\_Recv, b\_Bcast and b\_Allreduce columns are wait times and all times in Recv, Bcast, and Allreduce columns are physical transfer times. The total elapsed time is the sum of the "comput" column and all the MPI columns

# 5.4.2) Shortened names for MPI functions

b\_<Collective\_function>: Artifical MPI\_Barrier inserted before the collective function if MPINSIDE\_EVAL\_COLLECTIVE\_WAIT set. In this case total time for collective function is b\_<Collective\_function> + <Collective\_function>.

w\_<receive\_or\_wait\_func>: Artificial wait function accounting for time by which Sends were late with respect to matching MPI\_Recv or MPI\_Wait.

#### 5.4.3) Further capabilities

Instead of being measured, MPInside reports are also available with the communication modeling the hypothetical `perfect interconnect'. This asymptotic value can tell if enhancing communication hardware or library is worthwhile for a particular application and run cases.

A `perfect' profile will not eliminate times for Recv and Bcast where what remains is overhead time in libmpi.so for MPI call argument passing, pushing and popping functions on the stack, allocating and deallocating memory, but more importantly, waiting on one or more ranks on the other end of the Recv or Bcast to catch up. These times might be similar to SLT or collective waiting times, but might be shorter because zero transfer times sometimes lead to better rank synchronization.

# 5.5) MPInside potential inferences

Large times in w\_MPI\_Recv column of MPInside tables correspond to Send Late Time (SLT) situations in Recv.

Large times in b\_Bcast column of MPInside tables correspond to synchronization waiting times before Bcast actually start.

Recv and Bcast nonzero times with Perfect Interconnect mode similarly points to waiting on one or more ranks on the other end of the Recv or Bcast to catch up as shown similarly with Send Late Time (SLT) or Collective Wait time, but might be shorter if zero transfer time in between compute intervals leads to better synchronization between ranks.

Above three symptoms maybe the result of load imbalances if they correspond to similar irregularities in compute time.

# 5.6) Remedying to load imbalances

Using MPInside data domain decomposition can be modified by ether analysts or LSTC to drive down load imbalance. If it cannot be improved, overlapping communication and computation with MPI\_lbcast (for MPT 2.10 and later) or MPI\_lrecv and delaying blocking until work can't proceed without more data will help. Periodical MPI\_Test\* on the requests that come back from lbcast or lrecv can further increase overlap. SGI MPI has a separate progress thread that proceeds once a request is initiated. MPI\_Test will "kick" the progress engine to make it check for completion again.

## 5.7) Case study Caravan2m-ver10 topcrunch benchmark.

# 5.7.1) Basic profiling

SGI MPInside 11 was run to get basic profiling and construct the area plot stack across all 2000 MPI processes attributed to computation time and MPI calls. Figure 11 shows elapsed seconds on the Y axis for the complete range of ranks 0 to 1999.

The light purple, blue and dark blue bands indicate that across all ranks, a little less than half of the running time was compute, with themajority of the communication time spent in Recv and Bcast calls.




Fig. 11: mpinside\_basic\_f2501\_stats.xls

# 5.7.2) Collective wait profiling

Figure 12 shows how turning on Collectives Wait mode shows that the Bcast calls of previous graph are in fact made up of barrier-like times for ranks to synchronize--the Bcast itself being 1% of that time.




Fig. 12: mpinside\_collectivewait\_f2501\_stats.xls

# 5.7.3) Send Late Time profiling

Figure 13 shows how turning on Send Late Time mode does not affect Recv times and carve out a significant w\_MPI\_Recv portion which means little Send Late Time situations.




Fig. 13: mpinside\_slt\_f2501\_stats.xls

# 5.7.4 )Perfect interconnect profiling

As expected, Figure 14 shows the irreducible b\_Bcast constituted of wait times for synchronization are not erased by a perfect interconnect and appear as Bcast in yellow. On the other hand perfect interconnect modeling zero'ed out Recv times.




Fig.14: mpinside\_perfect\_f2501\_stats.xls

# 5.8) SGI mpiplace profile guided placement tool for MPI

SGI mpiplace can speed up execution by mapping ranks to a different sequence of nodes based on rank to rank matrix signature of communications obtained by MPInside to minimize inter node and inter switch transfer costs. A file defining the permutation of ranks to nodelist is generated that can be used by a subsequent run of the application. Mpiplace translates the system's InfiniBand topology information and data in the rank-to-rank matrices into a form that can be understood by Scotch. Scotch is a library that can apply heuristics to a class of loosely related problems from static mapping, graph partitioning and mesh refinement to get a near-optimal map, partition or mesh in cases where a truly optimal solution would be computationally intractable (NP-complete). Mpiplace uses Scotch's implementation of the recursive bipartitioning algorithm to come up with a mapping of ranks to nodes that's nearly optimal with respect to the observed transfer patterns. [12]

#### **5.8.1) Synopsis:**

- a) Run Application with MPT for performance baseline.
- b) Run Application with MPT and MPInside with

MPINSIDE\_MATRICES=PLA:-B:S set to produce transfer matrices.

c) Run mpiplace using b)'s matrices and nodelist to produce a permutation of ranks along list of nodes.

For example node list n001, n002, n003 with multiplicity of 24 cores maybe reordered like this: n003

-000

n002

n002

```
n002
n002
n002
n002
n002
n003
n003
n003
n003
[...]
d) Run Application again with MPT and permutation of ranks to get improved performance.
So one would use the reordered list of nodes in mpirun command:
mpirun -v n003 1, n002 1, n002 1, n002 1,
n002 1, n002 1, n002 1, n002 1, n003 1, n003 1, n003 1, n003 1, n003 1, n003 1,
n003 1, n003 1, n003 1, n003 1, n003 1, n003 1, n003 1, n003 1, n003 1, n003 1,
n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n002 1,
n002 1, n002 1, n002 1, n002 1, n002 1, n002 1, n002 1, n003 1, n003 1, n003 1,
n003 1, n003 1, n003 1, n003 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1,
n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n001 1, n002 1,
n002 1, n002 1, n002 1, n002 1, n002 1, n002 1, n002 1
omplace -vv -c 0-23
mpp971_s_R3.2.1_Intel_linux86-64_sgimpt i=neon.refined.rev01.k ncpu=1 memory=40m p=pfile
memory2=4m
and a modified mapping of ranks to nodes would be displayed:
wrank grank Irank pinning node name
0
          0
               yes
                     n003
8
                     n003
                                   1
     1
          1
               yes
9
                                   2
     2
          2
               yes
                     n003
           3
                                   3
10
     3
                     n003
               yes
11
     4
           4
                     n003
                                   4
               yes
12
     5
           5
                                   5
                     n003
               yes
     6
                                   6
13
           6
                     n003
               yes
14
     7
           7
                                   7
               yes
                     n003
15
                                   8
     8
           8
               yes
                     n003
16
     9
           9
               yes
                      n003
                                   9
17
     10
           10
                      yes
                             n003
                                          10
Or, reordered for clarity:
wrank grank Irank pinning node name
                                           cpuid
0
     0
                     n003
          0
               yes
                                   0
               yes
                     n002
                                   0
1
    24
           0
2
    25
                                   1
                     n002
           1
               yes
                                   2
3
           2
    26
                     n002
               yes
                                   3
4
    27
           3
               yes
                     n002
5
    28
           4
               yes
                     n002
                                   4
6
    29
           5
               yes
                     n002
                                   5
7
    30
           6
                     n002
                                   6
               yes
8
          1
                     n003
                                   1
     1
               yes
     2
          2
                     n003
                                   2
               yes
```

# 5.8.2) Case study Caravan2m-ver10 topcrunch benchmark.

Model with 1992 ranks over 83 24-core nodes was run with:

a) LS-DYNA with MPT 2.12-beta for performance baseline

Elapsed: 1282 sec. (0 hours 21 min. 22 sec.) 239981 cycles

b) LS-DYNA with MPT 2.12-beta MPInside 3.6.6-beta to generate matrices.

Elapsed: 1316 sec. (0 hours 21 min. 56 sec.) 239981 cycles

c) mpiplace to generate permutation file.

oliviers@cy003:~/lsdyna/benchmarks/std/Caravan2m-ver10/runs/MPInside>

#### 10th European LS-DYNA Conference 2015, Würzburg, Germany

```
$ head mpiplace_perm
936
937
1560
1561
1562
1563
1564
1565
1566
1567
[...]
d)LS-DYNA again MPT 2.12-beta, no MPInside with mpiplace_perm and mpirun
Elapsed: 1229 sec. (0 hours 20 min. 29 sec.) 239981 cycles
Which is a gain of 1%
```

It is possible that either the nature of the problem LSDYNA is trying to solve is inherently difficult to find a good placement for, possibly involving a lot of long-range communications. If LS-DYNA development took a different meshing or domain decomposition strategy, it is possible that one could see better improvements in placement speedup as discussed earlier with respect to b\_Bcast time.

## 6. Summary

The explicit solver has been studied with MPI analysis tool SGI MPInside using its features customary communication profiling and "on the fly" modeling to predict potential performance benefits of the different upgrades available from the latest Intel® Xeon® CPU, interconnect and its middleware, MPI library, and the underlying LS-DYNA source code. The profile-guided mpiplace component was exercised to minimize inter rank transfer times and brought as of now some benefit encouraging further efforts in that area.

#### 7. Attributions

LS-DYNA,is a registered trademark of Livermore Software Technology Corp. SGI, Rackable, NUMAlink, SGI Ice X, SGI UV, ProPack are registered trademarks or trademarks of Silicon Graphics International Corp. or its subsidiaries in the United States or other countries. Xeon is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries. Linux is a registered trademark of Linus Torvalds in several countries. SUSE is a trademark of SUSE LINUX Products GmbH, a Novell business. All other trademarks mentioned herein are the property of their respective owners.

## 8. Literature

- [1] LS-DYNA®, KEYWORD USER'S MANUAL, VOLUME I, Appendix O, August 2012, Version 971 R6.1.0
- [2] SGI. Linux Application Tuning Guide. Silicon Graphics International, California, 2009.
- [3] Yih-Yih Lin and Jason Wang. "Performance of the Hybrid LS-DYNA on Crash Simulation with the Multicore Architecture". In 7th European LS-DYNA Conference, 2009.
- [4] Dr. C. Cleve Ashcraft, Roger G. Grimes, and Dr. Robert F. Lucas. "A Study of LS-DYNA Implicit Performance in MPP". In Proceedings of 7th European LS-DYNA Conference, Austria, 2009.
- [5] Dr. C. Cleve Ashcraft, Roger G. Grimes, and Dr. Robert F. Lucas. "A Study of LS-DYNA Implicit Performance in MPP (Update)". 2009.
- [6] Olivier Schreiber, Michael Raymond, Srinivas Kodiyalam, <u>LS-DYNA® Performance Improvements with Multi-Rail MPI on SGI® Altix® ICE cluster</u>, 10th International LS-DYNA® Users Conference, June 2008
- [7] Olivier Schreiber, Scott Shaw, Brian Thatch, and Bill Tang. "LS-DYNA Implicit Hybrid Technology on Advanced SGI Architectures". http://www.sgi.com/pdfs/4231.pdf, July 2010.
- [8] Olivier Schreiber, Tony DeVarco, Scott Shaw and Suri Bala, `Matching LS-DYNA Explicit, Implicit, Hybrid technologies with SGI architectures' In 12th International LS-DYNA Conference, May 2012.

## 10th European LS-DYNA Conference 2015, Würzburg, Germany

- [9] Leveraging LS-DYNA Explicit, Implicit, Hybrid technologies with SGI hardware, Cyclone Cloud Bursting and d3VIEW, Olivier Schreiber\*, Tony DeVarco\*, Scott Shaw\* and Suri Bala† \*SGI, †LSTC, 9th European Users Conference, 3-4th June 2013-Manchester, UK
- [10]Leveraging LS-DYNA Explicit, Implicit, Hybrid Technologies with SGI hardware and d3VIEW Web Portal software, Olivier Schreiber\*, Tony DeVarco\*, Scott Shaw\* and Suri Bala† \*SGI, †LSTC <a href="http://www.sgi.com/pdfs/4426.pdf">http://www.sgi.com/pdfs/4426.pdf</a>, August 2013
- [11] Daniel Thomas, <u>Jean-Pierre Panziera</u>, <u>John Baron</u>: MPInside: a performance analysis and diagnostic tool for MPI applications. <u>WOSP/SIPEW 2010</u>: 79-86, ACM, (2010) <a href="http://www.sgi.com/products/software/sps.html">http://www.sgi.com/products/software/sps.html</a> <a href="http://techpubs.sgi.com/library/manuals/5000/007-5780-002/pdf/007-5780-002.pdf">http://techpubs.sgi.com/library/manuals/5000/007-5780-002.pdf</a>.
- [12] Experimental Analysis of the Dual Recursive Bipartitioning Algorithm for Static Mapping. Research report RR-1138-96, LaBRI, September 1996. F. Pellegrini and J. Roman. http://www.labri.fr/perso/pelegrin/scotch